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Abstract—Long-wavelength vertical-cavity surface-emitting
lasers (LW-VCSELs) with emission wavelength in the 1.3-µm re-
gion for intensity modulation (IM)/direct detection optical trans-
missions enable longer fiber reach compared to C-band VCSELs,
thanks to the extremely low chromatic dispersion impact at that
wavelength. A lot of effort has been recently dedicated to novel
cavity designs in order to enhance LW-VCSELs’ modulation band-
width to allow higher data rates. Another approach to further im-
prove VCSEL-based IM speed consists of making use of dedicated
driver circuits implementing feedforward equalization (FFE). In
this paper, we present a transmitter assembly incorporating a four-
channel 0.13-µm SiGe driver circuit wire-bonded to a novel dual
1.3-µm VCSEL array. The short-cavity indium phosphide buried
tunnel junction VCSEL design minimizes both the photon lifetime
and the device parasitic currents. The integrated driver circuit re-
quires 2.5-V supply voltage only due to the implementation of a
pseudobalanced regulator; it includes a two-tap asymmetric FFE,
where magnitude, sign, relative delay, and pulse width distortion
of the taps can be modified. Through the proposed transmitter,
standard single-mode fiber reach of 20 and 4.5 km, respectively,
for 28- and 40-Gb/s data rate has been demonstrated with state-
of-the-art power consumption. Transmitter performance has been
analyzed through pseudorandom bit sequences of both 27−1 and
231−1 length, and the additional benefit due to the use of the driver
circuit has been discussed in detail. A final comparison with state-
of-the-art VCSEL drivers is also includedt.
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I. INTRODUCTION
LONG-WAVELENGTH vertical-cavity surface emittinglasers (LW-VCSELs) keep attracting more and more at-
tention due to the many advantages associated to their use, i.e.,
potential low cost due to the very cost competitive production
method, low power consumption, robustness to high tempera-
tures, potential for hybrid integration on Si-based transceivers
and single-mode operation [1], [2]. For all these reasons, edge
emitting distributed feedback (DFB) lasers as well as electro-
absorption modulated lasers (EML), which represent the choice
for today’s single-mode short-reach solutions, are expected to
be replaced by LW-VCSELs in the near future. Up to now,
single-mode LW-VCSELs have been developed based on GaIn-
NAs and InP material. However, only InP-based VCSELs can
cover wavelengths for the full O-band (1.3 µm range), C- and
L-band. Recent research for optical interconnects mainly fo-
cused on 1.55 µm VCSEL links achieving data rates up to
56 Gb/s [3], [4]. However, positive chromatic dispersion (CD)
of standard single-mode fiber (SSMF) in the C-band combined
with the positive frequency chirp induced by direct modula-
tion of the cavity laser, limits the transmission distance to less
than 1 km at 40 Gb/s and 500 m at 50 Gb/s [3]–[6], therefore
not matching the fiber reach requirement for large data cen-
ters (2 km) [7]. The use of the 1.3 µm regime would extend
the fiber reach due to the low chromatic dispersion, therefore
making their use suitable for building-to-building applications,
inter-data center scenarios and up to the access segment. Error-
free operation through a 25 Gb/s directly modulated 1310 nm-
VCSEL based on GaAs wafer fusion technology, was recently
demonstrated up to 10 km of SSMF, with data rate limited by the
3 dB-modulation bandwidth (11.5 GHz) [8]. Through a short-
cavity design a InP-based VCSEL with modulation bandwidth
of 15 GHz and emission wavelength of 1275 nm was demon-
strated over 25 km of SSMF at a bit rate of 25 Gb/s [9]. In
that case such a result was also possible thanks to the chromatic
dispersion that, at that wavelength, is negative therefore leading
to optical pulse narrowing.
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To enhance the modulation speed, a lot of effort has been re-
cently devoted to both develop novel VCSEL designs and ded-
icated driver circuits implementing feed forward equalization
(FFE), sometimes combined with multi-level modulation for-
mats [3], [5], [10]–[22]. Concerning the VCSEL design, Vertilas
has already demonstrated, through its InP platform, 1.55 µm-
VCSELs with a bandwidth up to 18 GHz and an optical power
up to 4 mW at room temperature [3], [6], and the 1.3 µm solu-
tion presented in this manuscript achieves similar performance.
Concerning the use of proper drivers, the majority of the pro-
posed transmitters including driving circuits, drives the anode
of the VCSEL to minimize the supply voltage for both the out-
put and biasing stage [10]–[16]. Nevertheless, in all cases the
driver circuit still operates at a lower supply voltage than the
VCSEL or output stage. Furthermore, higher data rates can be
achieved if the cathode is driven instead of the anode because
the slower p-type transistors are avoided at the output node
[17]–[22]. Data rates up to 71 Gb/s have been achieved for cath-
ode driven 850 nm-VCSEL [21] whereas 56 Gb/s is the fastest
bit rate obtained in case of 1.5 µm VCSELs [3], [22]. Unfortu-
nately, VCSEL supply voltages from 3.1 V up to 5.8 V are asso-
ciated to these results. Hence, there is a strong need to limit the
supply voltage discrepancy between driver and cathode-driven
VCSELs so as to reduce the power consumption and simplify
the supply voltage interfacing provided by vendors. Ultimately,
a single supply operated VCSEL driver or even VCSEL link is
pursued as already reported in [5].
Here we present a transmitter assembly that embeds a novel
high-speed 1325 nm-VCSEL wire bonded to the low-power
SiGe driver circuit including 2-tap FFE from [5], targeting
28 Gb/s and 40 Gb/s over an unprecedented SSMF length. The
manuscript represents an extension of [23].
Section II describes the VCSEL structure realized by Vertilas
and reports on its static and dynamic characterization including
modulation bandwidth and transmission tests at a bit rate of
28 Gb/s. Section III describes the driver circuit including per-
formance characterization and explanation of the operation of
the included pseudo-balanced regulator. In Section IV the trans-
mitter assembly including a novel 1.3 µm-VCSEL array and
a 4-channel driver circuit is presented, its transmission perfor-
mance at bit rates of 28 Gb/s and 40 Gb/s is fully investigated,
and a comparison with the state of the art concerning VCSEL
drivers is also discussed. Section V sums up the conclusions of
the work.
II. 1.3-µM-VCSEL
A. Description
The lasers employed in Sections II and IV consist of single-
mode short-cavity (SC) 1.3 µm vertical cavity surface emitting
laser diodes (VCSELs). The VCSEL structure is based on Ver-
tilas’ unique InP Buried Tunnel Junction (BTJ) design (Fig. 1)
and features a very short optical cavity.
Such short cavity concept has been realized by deploying
dielectric materials for both the top and bottom mirror of the
VCSEL, as shown in Fig. 1. In Fig. 2 the optical design of a
Fig. 1. Cross section of InP long-cavity (LC) and SC InP VCSEL.
Fig. 2. Comparison of LC and SC optical VCSEL design.
long-cavity (LC) and SC VCSEL is shown, highlighting the
positive effect of the reduced cavity length on the bandwidth.
As demonstrated in Fig. 2, the high refractive index of the
dielectric material allows to realize a very high reflectivity dis-
tributed Bragg reflector (DBR) with only 5 mirror pairs that
is much thinner compared to a semiconductor DBR with the
required 30–40 mirror pairs. This reduces the effective cavity
length by >30% and greatly reduces the photon lifetime, an
effect that directly increases the bandwidth of the device.
The InP BTJ VCSEL concept includes a specific processing
step, where most of the semiconductor material is being etched
away, producing a defined semiconductor mesa structure for
each laser on the wafer. The void resulting from this manufac-
turing step is subsequently filled with benzocyclobutene (BCB,
see Fig. 1), a polymer material that is spun onto the wafer and
cured under high temperatures. The mesa diameter of the latest
VCSEL structure has been further optimized to reduce the de-
vice parasitics to a minimum. In addition, the active region has
been improved by optimizing the number and material compo-
sition of the quantum wells and the strain. As will be shown in
next sections, the optimized active region, the reduced photon
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Fig. 3. Resonance frequency (black) and 3-dB modulation bandwidth (red).
Fig. 4. Optical power versus bias current for temperature of 20 °C and
80 °C (left). Continuous wavelength (black) and 28-Gb/s modulated (dashed
red) optical spectrum of the VCSEL (right).
Fig. 5. Experimental setup for S21 measurement for both the die VCSEL and
the transmitter assembly including FFE.
lifetime and the decreased parasitics, result in a greatly improved
3 dB-modulation bandwidth enabling direct modulation up to
40 Gb/s.
B. Characterization
As attested by the characterization shown in Fig. 3, the
1.3 µm-VCSELs exhibit a 3 dB-modulation bandwidth of up
to 17 GHz (at temperature of 20 °C), which represents the high-
est bandwidth reported for 1.3 µm-VCSELs.
The devices also feaure excellent single-mode behavior with
a side-mode suppression ratio (SMSR) > 40 dB and high optical
power of∼4 mW at room temperature and >1 mW at 80 °C, as
shown in Fig. 4.
S21 and, in particular, the corresponding magnitude, has been
measured through the setup in Fig. 5. A vector network analyzer
(VNA) applied a sweeping tone ranging from 10 MHz to 40 GHz
to the device under test (DUT) that, in this case, was the die
Fig. 6. S21 measurement (magnitude) of directly-modulated VCSEL for tem-
perature ranging from 20 °C to 40 °C and bias current of 12 mA.
Fig. 7. Experimental setup for generation and transmission testing of 28-Gb/s
OOK signal through direct modulation of the 1.3-µm VCSEL.
VCSEL. The measured S21 magnitude for temperatures equal
to 20, 30 and 40 °C is plotted in Fig. 6, for a bias current of
12 mA. The corresponding 3 dB-bandwidth is 17, 15.6 and
13.8 GHz.
C. Modulation and Transmission Testing
Following its characterization, direct modulation of the laser
has been tested through the setup shown in Fig. 7. An Anritsu
MP1800A signal quality analyzer, including 2 bit pattern gener-
ator (BPG) modules MU181020A and a MP1821A multiplexer,
is used to provide the 28 Gb/s data stream to the RF input of a
high-speed bias-tee. The peak-to-peak voltage (VPP) of the gen-
erated (231− 1)–long pseudorandom bit sequence (PRBS) was
set at 0.72 V, whereas to the DC input port of the bias-tee a bias
current of 12 mA was applied. Light was coupled out using a
cleaved single-mode fiber (SMF) pigtail in front of the VCSEL
output, so as to limit optical reflections. Through a high-speed
RF cable the bias-tee output signal was delivered to a signal-
ground (SG) RF microprobe that was contacted to the anode
(p) and cathode (n) of the VCSEL through the corresponding
electrical pads (see the picture of the VCSEL layout included
in Fig. 7). The device, mounted on a ceramic carrier, was placed
on a Peltier cell for temperature control, enabling bit error rate
(BER) measurements at different temperatures.
The obtained on-off keying (OOK) intensity-modulated
signal was then transmitted along different spans of standard
single-mode fiber (SSMF) G.652 whose typical zero-dispersion
wavelength is in the range 1311–1321 nm.
A commercial 40G Linear PIN differential-ended Photore-
ceiver (DSC-R409-LW by Discovery Semiconductors, Inc.) was
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Fig. 8. Received eye diagrams at 28 Gb/s up to 8.8 km of SSMF for a tem-
perature of 30 °C (up) and 40 °C (down), respectively.
Fig. 9. BER curves versus received optical power at bit rate of 28 Gb/s for
various SSMF lengths and temperature of 30 °C and 40 °C.
connected to a bit error rate tester (BERT) SHF 11100A em-
ployed for bit error rate (BER) measurements. The maximum
received optical power was about −3.5 dBm in back-to-back
(btb) configuration because of an extra-loss of approximately
3 dB due to the encumbrance of the RF SG microprobe when
placing the cleaved SMF at the cavity output.
Fig. 8 shows eye diagrams including 220 acquired waveforms
each, at the temperature of both 30 °C and 40 °C, in back-to-back
(btb) configuration and after 8.8 km of SSMF (G.652) for both
temperatures. Fig. 9 sums up the BER performance, demon-
strating error-free operation (BER <10−11) for each case. The
maximum tested SSMF length was only due to the abovemen-
tioned available power budget. The 1.2-dB power penalty from
30 °C to 40 °C (btb) is clearly due to the decreased modulation
bandwidth (Fig. 6) and that penalty is emphasized up to 1.5 dB
after 8.8 km of SSMF by the combined effect of chromatic dis-
persion and frequency chirp. The analysis was limited to 40 °C
as the experimental setup was not sufficiently stable for higher
Fig. 10. Channel architecture of the driver highlighting the asymmetric two-
tap FFE structure, supported by introducing adjustable PWD in each path.
temperatures. Moreover, being the measurements part of the ac-
tivities within the European project RAPIDO [2], 40 °C was the
agreed reference temperature for the system performance.
III. DRIVER CIRCUIT
A. Description
High-speed VCSEL drivers are preferably implemented in a
cathode-drive configuration to avoid slower p-type transistors
in the data path. Transition times can be further improved by
inserting a back-termination resistor at the output node driving
the cathode [20]. However, this introduces an additional current
path between the supply voltage of the driver Vdd1 and the
anode supply voltage of the VCSEL Vdd2 . This can only be
nulled by choosing Vdd2 equal to the sum of Vdd1 and the laser
forward threshold voltage Vl , enforcing the vendor to provide
multiple supply voltages. Eliminating this multi-supply voltage
issue, while also guaranteeing high-speed operation was one of
the main incentives for the design of the driver presented here.
These features are in particular realized by the pseudo-balanced
regulator, acting as the output stage of a quad channel VCSEL
driver, see Fig. 10 for the channel architecture. The pseudo-
balanced regulator further combines the currents at the output
nodes to construct a 2-tap FFE filter response determined by tap
coefficients A0 and A1. The driver block consists of an output
driver and a pre-driver and is responsible for the voltage-to-
current conversion.
A cascade of three delay stages controls the delay and the
polarity of the pre-emphasis pulse for A0 and A1. As already
demonstrated by [10], introducing explicitly pulse width distor-
tion (PWD) in the main data path A0 can result in an asymmetric
equalized response. For this design, the asymmetric behavior is
further expanded by introducing PWD in the other data path A1
as well. Obtained results from experiments at 40 Gb/s in a 50 Ω
environment clearly demonstrate the asymmetric pre-emphasis
functionality, see Fig. 11. A continuous-time linear equalizer
(CTLE) interfaces the delay stage cascade to the pre-driver and
is convenient for compensating group delay variation created by
the delay stages or for boosting the amplitude of a bandwidth-
limited input signal. The differential input signal is delivered
to the first delay stage through two 50 Ω on-chip transmission
lines.
The limits of the electrical performance of the driver were
tested by operating at data rates of 50 and 56 Gb/s, displayed
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Fig. 11. Output of driver probed at 40 Gb/s with PRBS 27−1 while us-
ing extreme settings for PWD to demonstrate asymmetric FFE functionality
(100 mV/div, 10 ps/div).
Fig. 12. Output of driver probed at 50 (left) and 56 Gb/s (right) with PRBS
27−1 to demonstrate the performance limitations of the driver. (100 mV/div,
5 ps/div).
Fig. 13. Pseudobalanced regulator combining the output nodes of the FFE
drivers A0 and A1.
in Fig. 12. Back-to-back (BTB) connection to the error analyzer
shows a BER < 10−12 for all three data rates while using a
PRBS of 27−1 as input data. Transitioning to a much more
critical PRBS of 231−1 input sequence introduces a penalty at
50 Gb/s leading to a BER > 10−7 , whereas such a penalty was
absent at 40 Gb/s.
B. Pseudobalanced Regulator
The current through the laser Il can be expressed as follows
for the pseudo-balanced regulator drawn in Fig. 13:
Il = (Im0 + Im1 + Ib) · RtRt +Rv + Vd d 2−Vl−VzRt +Rv
≈ (Im0 + Im1 + Ib) · RtRt +Rv ⇔ Vz ≈ Vdd2 − Vl ≈ Vzl
It consists of two terms; one determined by the current sources
and the current divider ratio, while the second one represents
the undesired current flow between the node voltages Vz and
Vdd2 . In a conventional cathode drive configuration, Vz resem-
bles Vdd1 and immediately puts a constraint on Vdd2 if this extra
current needs to be minimized. More importantly, attempting
to lower Vdd2 close to Vdd1 negatively affects the laser current,
Fig. 14. Impact of anode voltage on the average VCSEL current for the
same drive current is compared among the proposed regulated driver and the
conventional driver circuit.
requiring a stronger contribution from the current sources and
thus leading to higher power dissipation. In short, the extra cur-
rent can be canceled if Vz matches internal laser node voltage
Vzl . As Vzl depends on Vdd2 and on the laser forward threshold
voltage Vl , it is crucial that Vz tracks variations of both volt-
ages. This is accomplished in the presented pseudo-balanced
regulator from Fig. 13, by incorporating a linear series regulator
comprising A0 and M0 and a voltage replica Vlr connected to
Vdd2 .
The voltage replica is implemented as programmable Vbe -
multiplier and is set between 0.9 V and 1.1 V. The effective
operation of the regulating circuit is proven in Fig. 14. The VC-
SEL current remains almost constant if the voltage headroom
across M0 and across the output driver A0 and A1 is sufficient,
which is the case for Vdd2 ranging from 2 V to 2.9 V. This
creates the possibility for operating the VCSEL driver at a sin-
gle supply voltage of 2.5 V. Above 2.9 V, the voltage regulator
is not operative anymore, clearly revealing the dependency of
the laser current on Vdd2 . This dependency is especially notice-
able when dealing with a conventional back-terminated driver
(Vz = Vdd1) driving an equivalent non-linear VCSEL model.
The exemplary targeted laser current of 10 mA can only be
achieved if Vdd2 reaches 3.6 V, unless a stronger drive current
is provided resulting in a higher power consumption.
Since high-speed operation is a second important feature of
the driver, several circuit additions were necessary to accom-
modate this. First of all, equalization is present through a 2-tap
FFE, denoted by output driver A0 and A1 that are combined into
the nodes V x and V y. A common-emitter differential pair (Q0,
Q1) with a preset tail current voltage (Vtailm0 , Vtailm1) was
used to minimize the required headroom at the output nodes.
Since this topology is heavily affected by the Miller effect, ca-
pacitors C1 are cross-coupled to the input and output nodes of
driver A0 introducing some positive feedback. The Miller ef-
fect can be mitigated by choosing C1 slightly smaller than the
base-collector capacitance of Q0, thereby reducing the load for
the pre-driver. Secondly, as the VCSEL acts as a single-ended
load for the driver, the slow dynamics of M0 would distort the
drive current to the laser. To isolate the behavior of M0 from
the output, the transient current swing through M0 should be
kept as small as possible. This is accomplished by the insertion
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Fig. 15. Transient current flowing through node Vz has a much smaller peak-
to-peak swing for the balanced configuration, compared to the unbalanced
configuration.
Fig. 16. 40 Gb/s 29 − 1 PRBS simulation of pseudobalanced regulated output
stage circuit driving a 50-Ω load (right), showing significant improvements
compared to an unbalanced regulated output stage (left).
of amplifier A1 combined with transistor Q2 that sources a cur-
rent into the dummy branch of the differential pairs to balance
node Vx with Vy. A k-scaled copy of the bias current Ib is re-
quired to ensure negative feedback around transistor Q2 under
all drive conditions while dummy resistor Rd is added to pre-
vent breakdown. Ideally, the transient current through transis-
tor M0 should be constant, something very hard to accomplish
since the AC-impedance of the balancer does not match that
of the VCSEL, hence the term pseudo-balancer. Nonetheless,
the pseudo-balanced circuit is capable of achieving this goal
quite closely after inspection of the simulated current through
M0 shown in Fig. 15, with a peak-to-peak current less than
9% of the average current. In contrast, the unbalanced topology,
which is simply the same circuit from Fig. 13 but with balancer
(A1 , Q2) omitted, experiences a 65% of swing. The eye dia-
grams captured in Fig. 16 confirm that a large transient current
swing through the converter has a detrimental impact on the
high-speed performance, necessitating the use of a balancer for
40 Gb/s operation.
IV. OPTICAL TRANSMITTER ASSEMBLY
A. Description
The 4-channel driver integrated circuit (IC) is fabricated in
a 0.13 µm SiGe BiCMOS process and measures 2.5 mm ×
1.3 mm. The die is mounted on a Rogers RO4003C Lopro
Fig. 17. (a) Wire bond assembly including the four-channel driver, wire bond
to the 1 × 2 VCSEL array highlighted with red circlet. (b) Zoom of the wire
bonded VCSEL array.
Fig. 18. Experimental setup for generation and transmission testing of
28- and 40-Gb/s OOK signal through the VCSEL-driver assembly.
printed circuit board (PCB) and placed inside a cavity to reduce
the length of the wire bonds towards the differential transmis-
sion lines and the VCSEL. Interfacing to 50 Ω test equipment is
facilitated through 40 GHz end launch K-connectors. Since the
Au substrate of the VCSEL resides on the same potential as the
anode, conductive epoxy was used to directly mount the laser
on the corresponding power supply trace. Power supply decou-
pling for both active components utilizes a mixture of external
10 to 100 nF capacitors in combination with 10 pF of on-chip
capacitance for the anode voltage. The driver functionality is
programmable through a serial peripheral interface bus.
B. Modulation and Transmission Testing
The assembly described in the previous section, incorporating
the 4-channel driver circuit wire bonded to a 2 × 1 1325 nm-
VCSEL array, was then tested by embedding it in the experi-
mental setup shown in Fig. 18. The BPG generated two (data
and inverted data) PRBS data streams with VPP = 0.6 V that
were applied in dual-drive configuration to one channel of the
driver circuit included in the assembly board, through RF K-
connectors. A test platform was responsible for both power
supplying and programming of the VCSEL driver assembly,
through a flat cable connected to the assembly. A voltage source
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Fig. 19. Received eye diagrams up to 10 km of SSMF with the transmitter
assembly, for PRBS length of 231 − 1 at 28–Gb/s data rate.
provided the necessary power supply to the test platform through
2.5 V-only voltages.
The transmitter assembly has been tested in uncooled con-
dition measuring, through a thermistor, a free-run temperature
on board of ∼30 °C. As described before, at that temperature
the 3dB-bandwidth of a VCSEL belonging to the same wafer
region than the VCSEL-array embedded in the transmitter, was
measured to be 15.6 GHz (Section II-B). One of the two wire
bonded channels, i.e., the rightmost one in Fig. 17(b), has been
tested at first with (231−1)–long PRBS (PRBS31) at data rate
of 28 Gb/s, similarly than in Section II-C. The provided bias
current was 11 mA and, in this case, the maximum received
optical power in btb configuration through the use of a cleaved
SMF faced at the cavity output was about 1 dBm. This power
level was possible thanks to a reduced encumbrance of the wire
bond with respect to the RF probe employed in Section II-C,
thus enabling a more efficient optical coupling.
Fig. 19 shows eye diagrams including 220 acquired wave-
forms each, for an uncooled condition, in back-to-back (btb)
configuration and up to 10 km of SSMF (G.652). Extinction
ratio (ER) measurement, i.e., 5.2 dB, was possible in btb only,
because of the optical power level required for measuring it.
Fig. 20 includes the BER performance, demonstrating error-
free operation (BER < 10−11) for each case. The maximum
tested SSMF length was 10 km, exhibiting in this case a power
penalty of 2.2 dB with respect to the btb case, with a residual
power budget of 3.2 dB (received power equal to −4.4 dBm).
As in previous demonstrations direct modulation of VCSEL
was proved to be sensitive to the pattern length [6], [24], the
transmission performance has been tested for PRBS7 too. The
corresponding eye diagrams have been shown in Fig. 21 for
various SSMF lengths up to 20 km. The BER performance are
included in Fig. 20 demonstrating error-free operation for all
SSMF lengths and, in particular, attesting 3.3 dB-power penalty
after 20 km of SSMF with residual power budget of 1.6 dB.
Fig. 21 also shows the eye diagram in btb configuration when
disabling the FFE functionality, i.e., with only 1 tap applied,
Fig. 20. BER curves versus received optical power with the transmitter as-
sembly, at bit rate of 28 Gb/s, PRBS length of both 27−1 and 231−1, for
various SSMF lengths up to 10 km for PRBS31 and 20 km for PRBS7.
Fig. 21. Received eye diagrams up to 20 km of SSMF with the transmitter
assembly, for PRBS length of 27−1 at 28-Gb/s data rate.
demonstrating a modest impact of the 2-tap equalization at
28 Gb/s. Indeed BER measurements for this case have not been
included in Fig. 20 as they look basically identical to the 2-tap
case (maximum deviation from 2-tap case within 0.2 dB).
The performance of the transmitter assembly has been finally
tested for a data rate of 40 Gb/s (in this case 4 BPG modules
MU181020A have been used). The setup was identical to the
28 Gb/s case, except for the differential driver input. Indeed, due
to the limited phase matching specifications of the employed
RF cable pair, not guaranteeing efficient differential driving
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Fig. 22. Received eye diagrams at 40 Gb/s for both PRBS31 and PRBS7, up
to 2.5 and 4.5 km of SSMF respectively, including the one-tap case for both
pattern lengths.
operation at 40 Gb/s, only single-ended input drive was applied
at 40 Gb/s.
Again the transmitter has been tested for both PRBS31 and
PRBS7 data streams with bias current equal to 12 mA. Eye
diagrams in both cases have been shown in Fig. 22 up to
2.5 km and 4.5 km of SSMF respectively, measuring an ER
of 2.8 dB in btb configuration. For each PRBS length, the fig-
ure also includes the btb eye diagram in case of no equaliza-
tion (1-tap case), to demonstrate the crucial benefit of FFE at
40 Gb/s. In particular, a completely closed eye diagram can be
noticed without equalization for PRBS31. The different appear-
ance of 40 Gb/s eye diagrams with respect to those at 28 Gb/s
(Figs. 8, 19, and 21) is due to the use of a precision timebase
module (Agilent 86107A) for clock triggering, which leaded to a
much longer time (minute range) required to acquire 220 wave-
forms. The employed sampling oscilloscope for eye diagrams
visualization was an Agilent 86100A (50G 86109B module).
Fig. 23 sums up BER performance at 40 Gb/s. For PRBS7 error-
free operation (BER < 10−11) was achieved with sensitivity of
−4.9 dBm, with 1.5 dB-penalty after 4.5 km of SSMF and resid-
ual power budget of 3.2 dB. In case of PRBS31 a clear floor be-
havior (partly enhanced by the log-log vertical scale in Fig. 23)
Fig. 23. BER curves versus received optical power of the transmitter assembly,
at bit rate of 40 Gb/s, PRBS length of both 27−1 and 231−1, for various SSMF
lengths up to 2.5 km for PRBS31 and 4.5 km for PRBS7.
of all BER curves is evident; a minimum BER = 4.5 · 10−11
was achieved in btb and increases up to 1.1 · 10−9 after 2.5 km
of SSMF, with a power penalty of 2.5 dB (@BER ∼ 10−9).
The notable impact of the pattern length, particularly detri-
mental when stressing the operation up to 40 Gb/s, is addressed
in the next section.
C. S21 Measurements
In order to investigate the effectiveness of the 2-tap FFE im-
plemented through the BiCMOS driver circuit, the modulation
bandwidth has been attested in various conditions, i.e., with and
without FFE, through S21 measurements.
Referring to the setup shown in Fig. 5, the DUT was here
the transmitter assembly. The die VCSEL, whose S21 at vari-
ous temperatures was reported by Fig. 6, and the two VCSELs
included in the 1 × 2 array bonded into the assembly present
the same structure, come from the same wafer region and ex-
hibited equivalent static performance concerning diode voltage
and output optical power versus diode current.
Fig. 24 shows S21 (magnitude) measurements of the trans-
mitter assembly with and without 2-tap FFE in comparison with
S21 of the die VCSEL for temperatures of 20 °C and 30 °C,
that was already shown in Fig. 6. Even though the benefit in
terms of 3 dB-bandwidth is evident in the frequency range
12 GHz–22 GHz when applying FFE (2 taps), a quite evident
higher-order frequency response and corresponding steeper be-
havior appears at higher frequencies for the driver assembly.
This is mainly caused by the wire bond inductance that intro-
duces an extra pole by reacting with the electrical parasitics of
the driver and the VCSEL. A phenomenon not present when
probing the die VCSEL. As the free-run temperature of the as-
sembly was∼30 °C, in comparison with S21 of the die VCSEL
for that temperature also the 1-tap case exhibits a larger 3 dB-
bandwidth in the same abovementioned frequency range. Indeed
the 1-tap case retraces the 20 °C case, which presents a higher
bandwidth than the 30 °C case, up to 20 GHz. For frequencies
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Fig. 24. S21 measurement of the die VCSEL for temperatures of 20 and
30 °C and of the transmitter assembly with/without two-tap FFE.
Fig. 25. Comparison of supply voltages powering state-of-the-art VCSEL
drivers for multiple transistor technologies and drive configurations.
higher than 22 GHz and 24.5 GHz, S21 without driver circuit
outperforms respectively the 1-tap and 2-tap case. The higher
3 dB-bandwith with 2 taps with respect to 1 tap only confirms
the benefit obtained through FFE in case of 40 Gb/s operation,
together with the larger dip at low frequencies (< 8 GHz) in case
of 1 tap only. Even though such dip gets partly reduced through
FFE with respect to 1 tap (and to the die VCSEL too), it might
explain the performance degradation for longer pattern lengths.
Indeed PRBS31 includes identical bit sequences as long as up
to 30 bits, reaching frequency contents down to 1.33 GHz in
case of 40 Gb/s and 933 MHz incase of 28 Gb/s. This aspect in
combination with the limited modulation bandwidth (18 GHz
for 2-tap FFE) might lead to the floor exhibited by BER curves
in Fig. 23 in case of PRBS31. The degradation due to the low-
frequency dip should have an higher impact at 28 Gb/s but, at the
same time, the less stringent modulation bandwidth limitation
could be the reason for a less pronounced penalty on the BER
at 28 Gb/s with respect to the 40 Gb/s case.
D. Comparison With State-of-the-Art VCSEL Drivers
The primary targets of the presented driver circuit are to
achieve low-power high-speed operation while operating via a
single supply voltage for both electrical and optical devices. As
can be seen in Fig. 25, it definitely excels in terms of the last
Fig. 26. Comparison of energy efficiency of state-of-the-art VCSEL drivers
for multiple transistor technologies and drive configurations.
target as the maximum required supply remains below anode
drive CMOS implementations.
The measured power consumption of the whole assembly
was ∼190 mW, of which 170 mW was consumed by the driver
and FFE and ∼20 mW was required for VCSEL biasing. This
translates into an energy-per-bit of 4.75 pJ/bit at 40 Gb/s, which
can certainly compete with SiGe and InP bipolar transistor and
bulk CMOS transistor driver designs (Fig. 26).
In addition, the potential of the presented 1.3 µm BTJ VC-
SEL driver assembly for data center and inter-data center traffic
is strongly supported by comparing its efficiency with respect
to similar solutions, through the energy-to-data-ratio per km, as
figure of merit. Error-free and digital signal processing (DSP)-
free transmission at 28 Gb/s over 20 km of SSMF leads to
29 fJ/bit/km, whereas, concerning 1.3 µm solutions, in [8]
119 fJ/bit/km at 25 Gb/s over 10 km of SMF can be deduced and,
concerning 1.55 µm solutions, in [25] 57 fJ/bit/km are required
excluding DSP power consumption to achieve a BER < 10−6
at 28 Gb/s over 10 km of SSMF.
V. CONCLUSION
An optical transmitter supporting both 28 Gb/s and 40 Gb/s
data rates per channel (wavelength) based on on-off keying di-
rect intensity modulation of 1.3 µm-VCSEL has been presented.
The assembly incorporates a 0.13 µm SiGe BiCMOS 4-channel
driver circuit including feed forward equalization functional-
ity, wire bonded to a 2 × 1 1325 nm-VCSEL array. Capability
of transmitting over distances multiple times longer than us-
ing 1.55 µm devices has been demonstrated at both 28 Gb/s
and 40 Gb/s data rates in uncooled condition (free-run tem-
perature of about 30 °C). In particular error-free (EF) opera-
tion (BER < 10−11) has been demonstrated up to 20 km and
4.5 km of standard single-mode fiber (SSMF) respectively for
the two data rates, for (27−1)–long pseudorandom bit sequence
(PRBS7). Performance for PRBS31 has been attested to reach
EF operation up to 10 km of SSMF at 28 Gb/s and a minimum
BER ∼ 10−9 up to 2.5 km of SSMF at 40 Gb/s. The degra-
dation of performance in case of applying long identical-bit
sequences can be easily bypassed through the use of a number
of coding techniques, such as 8 b/10 b encoding [26]. The trans-
mitter exhibits state-of-the-art energy consumption per bit, i.e.,
4.75 pJ/bit at 40 Gb/s, as well as energy-to-data-ratio per km of
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29 fJ/bit/km (considering 28 Gb/s over 20 km of SSMF) which
is a value outperforming similar VCSEL driver solutions. The
achieved results, especially in terms of fiber reach, make the pro-
posed transmitter suitable not only for short-reach applications,
but also for up to the access segment. In addition, the 4-channel
driver chip employed with quad VCSEL-array is a solution that
might support 100 or even 160 Gb/s VCSEL link, in the first
case being compliant with the IEEE 802.3 100 GBASE LR4
standard (10 km SSMF, 4 × 25 Gb/s).
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